CoWoS (Chip on Wafer on Substrate) capacity at TSMC has been one of the main bottlenecks limiting how many AI accelerators Nvidia, AMD and others can actually ship, since almost every high-end AI chip needs it to attach memory and connect multiple dies. How much CoWoS capacity a chipmaker can book is a rough proxy for how many chips it can sell.